220 to 625 MHz, Differential Digitally-controlled XO
The SiT3922 is a highly flexible, high-frequency differential MEMS DCXO that supports LVPECL and LVDS outputs. This programmable device supports any frequency, 1 to 220 MHz, along with any combination of voltage (1.8 V; 2.5 V to 3.3 V), pull range (±25 ppm to ±1600 ppm) and package (3225, 5032, 7050). It enables frequency tuning via a unique one-wire interface, eliminating frequency drift that is caused by board noise and simplifying PLL and clock synchronization design. It comes in 3 industry-standard 6-pin packages (3.2x2.5 mm, 5.0x3.2 mm, 7.0x5.0 mm).
Oscillator Type | DCXO-DE |
Frequency | 220 to 625 MHz |
Frequency Stability (ppm) | ±10, ±25, ±50 |
Phase Jitter (rms) | 0.5 ps |
Output Type | LVPECL, LVDS |
Operating Temperature Range (°C) | -20 to +70, -40 to +85 |
Pull Range (ppm) | ±25, ±50, ±100, ±200, ±400, ±800, ±1600 |
Voltage Supply (V) | 2.5, 3.3 |
Package Type (mm²) | 3.2 x2.5, 5.0 x3.2, 7.0 x5.0 |
Features | Digitally controlled, Field Programmable |
Availability | Production |
-
Three industry standard footprints for drop-in replacement of quartz VCXOs with minor design modification
- Digitally controlled 1 ppb frequency pull resolution
- Frequency from 220 MHz to 625 MHz
- Supply voltage of 1.8 V; 2.5 V to 3.3 V
- Frequency stability from ±10 ppm to ±50 ppm
- Pull range from ±25 ppm to ±1600 ppm:
- Eliminating a need for external DAC
- Customized specification for optimal system performance
- Easy availability of any device specifications within the operating range
One-wire digital frequency tuning
- Simpler loop control in software controlled system PLL
- More consistent PLL bandwidth over operating range
- Faster calibration and lock time
- Reduction of modulation harmonics;
Three industry-standard packages
- Minor modification to existing design using VCXO to adopt the DCXO;
4 to 6 weeks lead time
- Reduce inventory overhead
- Mitigate shortage risks
- Networking and communication gears
- Networked video systems and digitizers
- Jitter cleaner
- Networked audio systems
- Instrumentation
- Low-bandwidth analog phase locked loop (PLL)
- FPGA data recovery
Resource Name | Type |
---|---|
SiTime MEMS First 工艺 |